Printed Circuit Board (PCB) Design, Printed Circuit Board (PCB) Layout and Printed Circuit Board (PCB) Training
PCB Design & Layout
OrCAD
PADS
Cadence Allegro
Fabrication & Assembly
On-site Senior PCB Designers
Pricing Structure
Intake Document
Sign-off Sheet
Request a Quote
 
PCB Training
OrCad Training
PADS Training
Cadence Allegro
EMC Training
Specctra Autorouter
Mentor Board Station
New System Installation
Pricing Structure
PSPICE Training
New! E-Instruction Training
 
Fabrication & Assembly
Fabrication Form
Assembly Form
Purchasing Parts
Why Fabricate and Assemble with Us?

PRINTED CIRCUIT BOARD DESIGN SERVICE BUREAU

Design Tips and Articles


Vias And Their Effects In Solid Power Planes

Use of vias in solid power planes will decrease the total planar capacitance based on the number of vias and the amount of real estate that has been etched out from the planes. A capacitor works by virtue of energy storage that is contained within a metallic structure. With less metal (copper plane), the current density distribution is decreased. As a result, less area exists to support the number of electrons that create the current density distribution. The figure below illustrates the value of capacitance between parallel power planes in two configurations: solid power planes and power planes with 30% of the area removed by vias and clearance pads.


Sign up to receive a copy of our
2007 Schedule of Classes and Pricing

Email: